



Optimal PHY Transceiver Techniques for 16 GT/s and Beyond

Annajirao Garimella
Staff Applications Engineer
Synopsys

Disclaimer



Presentation Disclaimer: All opinions, judgments, recommendations, etc. that are presented herein are the opinions of the presenter of the material and do not necessarily reflect the opinions of the PCI-SIG®.

Agenda



- **Going Beyond 16 GT/s**
- **Challenges of PCI Express® Designs at 32 GT/s**
- **PHY Architectural Enhancements**
- **System Simulation Results**
- **Key PHY Features for Optimal System Solution**
- **Summary**

Agenda




- **Going Beyond 16 GT/s**
- Challenges of PCI Express Designs at 32 GT/s
- PHY Architectural Enhancements
- System Simulation Results
- Key PHY Features for Optimal System Solution
- Summary

PCIe® Announcement



- PCI-SIG announced 32 GT/s as its next evolution to surpass industry needs
- High-performance applications
 - Artificial Intelligence
 - Machine Learning
 - Gaming
 - Visual Computing
 - Storage
 - Networking
 - ...
- Higher bandwidth is targeted to serve accelerator and GPU attachments, as well as constricted form factor applications.



Agenda




- Going Beyond 16 GT/s
- **Challenges of PCI Express Designs at 32 GT/s**
- PHY Architectural Enhancements
- System Simulation Results
- Key PHY Features for Optimal System Solution
- Summary

16 GT/s vs. 32 GT/s



- **PCIe 5.0 doubles data-rate:
16 GT/s to 32 GT/s**
 - Nyquist frequency also doubles from 8 GHz to 16 GHz
- **Challenges**
 - Channel insertion loss:
 - ~35 dB @ 16 GHz Nyquist vs
~28 dB @ 8 GHz Nyquist
 - Cross talk increases with frequency due to capacitive coupling
 - Ratio of signal to interference is higher @ 32 GT/s




Frequency Domain Representation:
Plot illustrating insertion loss for two different example channels at Nyquist frequency

16 GT/s vs. 32 GT/s

Single-Bit Response

- Doubles the electrical length of any discontinuities in the channel
- Physically the distance to the discontinuities may remain constant, however electrically it is twice the number of UIs
- Discontinuities / residual ISI (at higher number of UIs e.g. 10+) is usually not addressed by Analog Front End (AFE) and requires DFE taps



Time Domain Representation: Plot illustrating single UI through the channel, with no TX Equalization and ideal TX

16 GT/s vs. 32 GT/s

Example RX AFE budgeting

- With launch amplitude, TX EQ, channel loss, desired RX sampler input amplitude we can start to derive targets for:
 - DC/HF Gain, Boost, DFE Tap-1
- 16 GT/s link**
 - Input signal at Nyquist rate is 20 mVpk
 - Assuming RX post-eq target of 125 mVpk and max DFE tap-1 of 50 mV
 - RX front-end must provide 11.4dB of gain @ Nyquist and 10.7dB of Boost (HF minus LF gain)
- 32 GT/s link**
 - Input signal to RX at Nyquist rate is just 9 mVpk
 - Using the same post-eq target of 125 mVpk would require 18.4 dB of gain @ Nyquist
 - Need multiple stages and each stage would limit overall bandwidth
 - Mitigated partially by using a larger DFE tap-1
 - By increasing DFE tap-1 to 80mV, Nyquist gain requirement is reduced to 13.9 dB and total Boost required is 11.8 dB
- What about Bandwidth?**
 - AFE bandwidth @ 32 GT/s RX nearly doubles

32 GT/s AFE requires higher gain and boost, twice Bandwidth

16GT/s RX budget

| INPUTS | | Preset P7 | |
|-------------------------|---------------------------|-----------------------|------------------------|
| pre (dB) | 3.5 | | |
| post(dB) | 6 | | |
| txamp (mVpk) | 400 | | |
| max dfe1(mV) | 50 | | |
| ref target(mV) | 125 | | |
| channel loss at DC | 0 | | |
| channel loss at Nyquist | -28 | | |
| | | | |
| | signal at rx input (mVpk) | afe out target (mVpk) | required AFE gain (dB) |
| DC | 160.5 | 175.0 | 0.7 |
| Nyquist | 20.3 | 75.0 | 11.4 |

32GT/s RX budget

| INPUTS | | Preset P7 | |
|-------------------------|---------------------------|-----------------------|------------------------|
| pre (dB) | 3.5 | | |
| post(dB) | 6 | | |
| txamp (mVpk) | 400 | | |
| max dfe1(mV) | 80 | | |
| ref target(mV) | 125 | | |
| channel loss at DC | 0 | | |
| channel loss at Nyquist | -35 | | |
| | | | |
| | signal at rx input (mVpk) | afe out target (mVpk) | required AFE gain (dB) |
| DC | 160.5 | 205.0 | 2.1 |
| Nyquist | 9.1 | 45.0 | 13.9 |

16 GT/s vs. 32 GT/s

Limitations of 16 GT/s behavioral EQ

- 16 GT/s behavioral RX equalizer: 1st Order CTLE



$$H(s) = \omega_{p2} \frac{s + \omega_{p1} * A_{DC}}{(s + \omega_{p1}) * (s + \omega_{p2})}$$

$\omega_{p1} = 2\pi * 2 \text{ GHz}$ $\omega_{p2} = 2\pi * 16 \text{ GHz}$
 A_{DC} ranges from -6 to -12 dB in 1.0 dB steps

- Building 32 GT/s behavioral EQ by scaling the pole frequencies

$$\omega_{p1} = 2\pi * 4 \text{ GHz} \quad \omega_{p2} = 2\pi * 32 \text{ GHz}$$

- Ideally, CTLE should match the inverse of the channel response
- Scaling the EQ alone not enough, there is significant difference between CTLE and inverse channel response above 6GHz





Agenda



- Going Beyond 16GT/s
- Challenges of PCI Express Designs at 32 GT/s
- **PHY Architectural Enhancements**
- System Simulation Results
- Key PHY Features for Optimal System Solution
- Summary

AFE Low Frequency Equalization

- Channel losses include
 - Resistive losses ($\propto \sqrt{f}$) at lower frequencies
 - Dielectric losses ($\propto f^2$) at higher frequencies
- 32 GT/s dielectric losses become significant and must be equalized
- 16 GT/s behavioral RX CTLE cannot fit both resistive and dielectric loss regions
- Adding a low frequency pole-zero pair to AFE transfer function provides additional degrees of freedom
 - Un-equalized dielectric can be equalized w/ DFE




Bandwidth Extension Techniques

- Doubling of the AFE bandwidth requires circuit implementation changes
- The following are potential solutions, each with their relative merits & costs

| Technique | Negative Miller Capacitor | Cherry-Hooper | Inductive Peaking (Active) | Inductive Peaking (Passive) |
|-----------|---------------------------|---------------|----------------------------|-----------------------------|
| Area | + | + | ++ | -- |
| Power | + | -- | + | ++ |
| Noise | -- | -- | -- | + |
| Linearity | -- | -- | -- | ++ |

What About DFE?

- Practical 16 GT/s PHY RX typically uses 3-5 taps
 - Behavioral RX Equalizer only uses 2-tap DFE
- With increased channel loss, ISI, and discontinuities at larger electrical distances come the need for several practical changes to the DFE:
 - Increased tap-1 value
 - Increased number of fixed taps
 - The possibility of floating taps




Time Domain Representation:
Plot illustrating single UI through the channel,
with no TX Equalization and ideal TX

PHY Architectural Enhancements



Floating Taps

- Floating taps to catch impact of reflections in the channel from farther out
- Taps must “float” since distance to these points will vary from channel to channel
- Design cost to floating taps



Example: 8 fixed taps, 4 floating taps

Why Can't We Make DFE tap-1 Higher?

- Increasing maximum value of DFE tap-1 eases the gain requirements of CTLE
- Practical limitations on maximum DFE tap-1 value
 - DFE taps are only set after RX adaptation has occurred; but this can only happen after the CDR has locked to the incoming signal
 - Sufficient equalization must be provided by AFE without DFE tap-1
 - DFE operates by taking previous bit decisions and multiplying them by tap weights in order to adjust/correct the current bit decision
 - Small input signal may lead to decision errors
 - With Large tap-1 weight, error can propagate through DFE taps
 - Number of DFE taps increased @ 32 GT/s
 - Result can be a burst of consecutive bits in error





Agenda



- Going Beyond 16GT/s
- Challenges of PCI Express Designs at 32 GT/s
- PHY Architectural Enhancements
- **System Simulation Results**
- Key PHY Features for Optimal System Solution
- Summary

System Simulation Results

- Time-step model of system (TX to RX)
- AFE adaptation optimizes Boost (BST) and gain (VGA) settings according to channel
- DFE adaptation selects floating tap positions and optimizes fixed and floating tap values
 - DFE tap-1 is 70mV
 - Additional fixed taps improve eye height by 30 mV
 - Floating taps improve eye margin by an additional 15 mV



Agenda



- Going Beyond 16GT/s
- Challenges of PCI Express Designs at 32 GT/s
- PHY Architectural Enhancements
- System Simulation Results
- **Key PHY Features for Optimal System Solution**
- Summary

Key Features for System Designers



- Multiple techniques must be employed for robust 32 GT/s PHY solutions
 - Wide bandwidth circuit architectures
 - CTLE with the ability to match inverse channel response across wide range of frequencies
 - Increased number of fixed DFE taps
 - Floating DFE taps to compensate for electrical discontinuities farther out from the main bit pulse
 - Adaptation algorithms to track changes temperature & voltage
- Shorter links may allow for further PHY power optimizations
 - Configurable DFE option
- PCIe 5.0 standard is developing/deploying quickly, a flexible PHY solution is needed for early systems

Agenda



- Going Beyond 16GT/s
- Challenges of PCI Express Designs at 32 GT/s
- PHY Architectural Enhancements
- System Simulation Results
- Key PHY Features for Optimal System Solution
- **Summary**

- Going beyond 16 GT/s
 - Why: Explosion of Artificial Intelligence, Datacenters, Cloud, IoT driving need for higher throughput
- Challenges of PCI Express Designs at 32 GT/s
 - Physical constraints
 - Electrical constraints
 - Insertion loss
 - Crosstalk
 - Limitations of 16 GT/s Ref EQ
- PHY Architectural Enhancements
 - AFE improvements
 - Bandwidth extension techniques
 - Configurable DFE
- System Simulation Results
- Key PHY features for Optimal System Solution
- Summary

Contributors



- **Phil Chopp**
- **Rita Horner**
- **Cameron Lacy**
- **Michael Lynch**
- **Davit Petrosyan**
- **John Stonick**

**Thank you for attending the
PCI-SIG Developers Conference 2018.**

For more information, please go to www.pcisig.com

Don't forget to submit your feedback via the mobile app!

Download the **Crowd Compass** app and then search for **PCI-SIG Developers Conference** or entering the following URL into your mobile browser: <https://crowd.cc/s/1rKy0>

Enter event code: **DevCon2018**

Alternatively, access here: <https://crowd.cc/pcisig2018>

Note: Create an account within the app so Admin knows who to contact if selected as the prize winner.

**Each session feedback is provided is equivalent to 1 raffle entry (up to 11 sessions).
General survey feedback = 1 raffle entry.**

